



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/687,620

10/20/2003

Junichiro Nakayama

914-170

4687

23117

7590

10/17/2007

NIXON & VANDERHYE, PC

901 NORTH GLEBE ROAD, 11TH FLOOR

ARLINGTON, VA 22203

EXAMINER

PHAM, LONG

ART UNIT

PAPER NUMBER

2814

MAIL DATE

DELIVERY MODE

10/17/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/687,620	Applicant(s) NAKAYAMA, JUNICHIRO	
	Examiner Long Pham	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 August 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-5 and 7-27 is/are pending in the application.
- 4a) Of the above claim(s) 21-26 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-5, 7-20, and 27 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

New grounds of rejection

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claim 27 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The original specification does not appear to teach the limitation as recited in present claim 27.

Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claims 1, 4, 5, 7, 8, 9, 14, 15, 16, 17, 18, 19, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Teramoto et al. (US publication 2003/0059991) in combination with Yamazaki (US pub 2007/0020826), the applicant's admitted prior art (AAPA) of this application, Yamazaki (US publication 2004/0201874), Takaoka et al. (US patent 4,584,025), and Yamanaka (US publication 2003/0148565).

With respect to claims 1 and 7, Teramoto et al. teach a method for manufacturing a semiconductor device comprising (see all disclosed figures and associated text, specifically fig. 12A and claims 17-19 and [0120]):

- (1) forming a semiconductor material layer 603 on a substrate 601;
- (2) irradiating at least a region of the semiconductor material layer with a laser for heating and melting a semiconductor material in the region;

(3) heating the semiconductor material layer to a temperature in a range of 500 degrees C or higher or crystallization temperature (450-750 degrees C) of the semiconductor material layer.

Teramoto et al. teach irradiating the semiconductor material layer with a laser but fail to teach irradiation is done with a continuous wave laser.

Yamazaki ('826) teaches irradiating semiconductor material with a continuous wave laser to achieve continuous melting to enable continuous crystal growth or crystallization. See paras [0082] and [0087].

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to incorporate the teaching of Yamazaki into the process of Teramoto et al. to attain the above benefit.

Further with respect to claim 1, since Teramoto et al. in combination with Yamazaki teach the claimed process, the uniform cooling of the semiconductor material layer would inherently be promoted after irradiation and the a polycrystalline microstructure would inherently be formed in the semiconductor material layer by inherent lateral solidification from a boundary of the region.

With respect to claim 4, Teramoto et al. further teach the semiconductor material layer is a silicon film. See para [0018].

With respect to claim 5, Teramoto et al. further teach directing a laser beam through a mask slit and onto the semiconductor material layer but fail to teach that the laser irradiation is performed sequentially with respect to an adjacent region the semiconductor material layer by adjusting a relative position of the semiconductor material layer and the mask slit.

AAPA teaches the laser irradiation is performed sequentially with respect to an adjacent region of a semiconductor material layer by adjusting a relative position of the semiconductor material layer and a mask slit to achieve a polycrystals of needle-like shape having long length. See the paragraph bridging pages 3 and 4 of this application.

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to incorporate the teaching of AAPA into the process of Teramoto et al. to attain the above benefit.

With respect to claims 8 and 9, Teramoto et al. teach heating the semiconductor material layer in a range of 500 degrees C or higher or crystallization temperature (450-750 degrees C) of the semiconductor material layer for crystallization but fail to teach the heating is done by laser having wavelength of visible region.

Yamazaki ('874) teaches using laser having wavelength of visible region to crystallize semiconductor material layer. See para [0023].

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to incorporate the teaching of Yamazaki ('874) into the process of Teramoto et al. to obtain crystallization of semiconductor material layer. See para [0023].

With respect to claim 14, Teramoto et al fail to teach forming a cap layer having a thickness on the semiconductor material layer to prevent the unwanted reflection of laser beam.

Takaoka et al. teach forming a cap layer having a thickness on a semiconductor material layer to be crystallized. See col. 3, line 65 to col. 4, line 10

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to incorporate the above teaching of Takaoka et al. into the process of Teramoto et al. to reduce the reflection of laser beam during crystallization to improve efficiency. See col. 3, line 65 to col. 4, line 10.

With respect to claims 15, 16, 17, and 18, Teramoto et al. fail to teach the applying a magnetic field produced by a magnet perpendicular to the surface of the semiconductor layer during the crystallization or irradiation or during the application of laser through a mask slit (see above).

Yamanaka ('565) teaches applying a magnetic field produced by a magnet perpendicular to the surface of a semiconductor layer during the crystallization or irradiation. See [0184], [0185] and [0190].

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to incorporate the above teaching of Yamanaka into the process of Teramoto et al. to orient the crystal grains. See [0184], [0185] and [0190]

Further with respect to claim 16, the application of magnetic field would inherently create an electromotive force and movement of melted silicon and would inherently lengthen and widen lateral growth crystals in the resulting polysilicon.

With respect to claim 19, the crystallization of semiconductor material by multiple irradiation is well-known.

With respect to claim 20, since the combined references teach the claimed process, the grain size of resulting polysilicon would be uniformly increased in length and width.

Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Teramoto et al. (US publication 2003/0059991) in combination with Yamazaki (US pub 2007/0020826).

With respect to claim 2, Teramoto et al. teach a method for manufacturing a semiconductor device comprising (see all disclosed figures and associated text, specifically fig. 12A and claims 17-19 and [0120]):

- (1) forming a semiconductor material layer 603 on a substrate 601;
- (2) irradiating at least a region of the semiconductor material layer with a laser for heating and melting a semiconductor material in the region;
- (3) heating the semiconductor material layer to a temperature in a range of 500 degrees C or higher or crystallization temperature (450-750 degrees C) of the semiconductor material layer.

Teramoto et al. teach irradiating the semiconductor material layer with a laser but fail to teach irradiation is done with a continuous wave laser.

Yamazaki ('826) teaches irradiating semiconductor material with a continuous wave laser to achieve continuous melting to enable continuous crystal growth or crystallization. See paras [0082] and [0087].

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to incorporate the teaching of Yamazaki into the process of Teramoto et al. to attain the above benefit.

Further with respect to claim 2, since Teramoto et al. in combination with Yamazaki teach the claimed process, the uniform cooling of the semiconductor material layer would inherently be promoted after irradiation and the a polycrystalline microstructure would inherently be formed in the semiconductor material layer by inherent lateral solidification from a boundary of the region.

Claims 3, 10, 11, 12, and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Teramoto et al. (US publication 2003/0059991) in combination with Yamazaki (US pub 2007/0020826) and Fujimura (US publication 2005/014119).

With respect to claim 3, Teramoto et al. teach a method for manufacturing a semiconductor device comprising (see all disclosed figures and associated text, specifically fig. 12A and claims 17-19 and [0120]):

- (1) forming a semiconductor material layer 603 on a substrate 601;
- (2) irradiating at least a region of the semiconductor material layer with a laser for heating and melting a semiconductor material in the region;
- (3) heating the semiconductor material layer to a temperature in a range of 500 degrees C or higher or crystallization temperature (450-750 degrees C) of the semiconductor material layer.

Teramoto et al. teach irradiating the semiconductor material layer with a laser but fail to teach irradiation is done with a continuous wave laser.

Yamazaki ('826) teaches irradiating semiconductor material with a continuous wave laser to achieve continuous melting to enable continuous crystal growth or crystallization. See paras [0082] and [0087].

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to incorporate the teaching of Yamazaki into the process of Teramoto et al. to attain the above benefit.

Further with respect to claim 3, since Teramoto et al. in combination with Yamazaki teach the claimed process, the uniform cooling of the semiconductor material layer would inherently be promoted after irradiation and the a polycrystalline

microstructure would inherently be formed in the semiconductor material layer by inherent lateral solidification from a boundary of the region.

Further with respect to claim 3 and with respect to claim 12, Teramoto et al. teach providing a high thermal conductivity material or silicon nitride layer in proximity to the semiconductor material layer. See [0033]. Note that the presence of high thermal conductivity material or silicon nitride layer in proximity to the semiconductor material layer in Teramoto et al. reference would inherently spread heat in the region and promote uniform cooling in the region.

With respect to claim 10, Teramoto et al. further teach forming a high thermal conductivity material layer between the semiconductor material layer and the substrate. See [0033].

With respect to claim 11, Teramoto et al. fail to teach forming a low thermal conductivity material or silicon oxide layer between the high thermal conductivity material and the semiconductor material layer.

Fujimura teaches forming a low thermal conductivity material or silicon oxide layer between a high thermal conductivity material or silicon nitride and a semiconductor material layer to be crystallized. See [0028].

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to incorporate the above teaching of Fujimura into the process of Teramoto et al. to increase yield. See [0006].

With respect to claim 13, the range for the thermal conductivity of the high thermal conductivity material can be determined through routine experimentation and optimization

Response to Arguments

Applicant's arguments filed 08/10/07 have been fully considered but they are not persuasive. See below.

In response to the applicant's arguments on page 7 of the amendment dated 08/10/07, it is submitted that claims 1-27 of Teramoto teach various embodiments in

which there is no heating or crystallization of the semiconductor prior to irradiation. See claims 1, 3, 5, 7, and 12 (crystallization occurs after irradiation) of Teramoto.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long Pham whose telephone number is 571-272-1714. The examiner can normally be reached on Mon-Frid, 10am to 5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Application/Control Number: 10/687,620
Art Unit: 2814

Page 9

/Long Pham/

Primary Examiner, Art Unit 2814

/L. P./